Introduction
Low p o wer, yet high-throughput and computationally intensive, circuits are becoming a critical application domain. One driving factor behind this trend is the growing class of personal computing devices (digital pens, portable desktops, audio-and video-based multimedia products) as well as wireless communications and imaging systems (personal digital assistants, personal communicators, smart cards) which demand high-speed computations, complex functionalities and often real-time processing capabilities with low p o wer consumption. Another crucial driving factor is that excessive p o wer consumption is becoming the limiting factor in integrating more transistors on a single chip or on a multiple-chip module. Unless power consumption is dramatically reduced, the resulting heat will limit the feasible packing and performance of VLSI circuits and systems. Indeed, circuits synthesized for low power are also less susceptible to run time failures. Exploring the tradeo between area, performance and power during synthesis and design is thus demanding more attention.
Low p o wer VLSI design can be achieved at various levels. For example, at the algorithmic level, correct data representation and choice of algorithms may signi cantly reduce power consumption 11]. At the system level, inactive h a r d w are modules may be automatically turned o to save p o wer modules may be provided with the optimum supply voltage and interfaced by means of level converters. At the architectural design level, concurrency increasing transformations such as loop unrolling, pipelining and control ow optimization as well as critical path reducing transformations such a s h e i g h t minimization, retiming and pipelining may b e u s e d t o a l l o w a reduction in supply voltage without degrading system throughput 13, 12] Algorithm-speci c instruction sets may be utilized that boost code density and minimize switching A Gray code addressing scheme can be used to reduce the number of bit changes on the address bus 60] Internal busses may be replaced by p o i n tto-point connections to avoid driving a large number of modules on every bus access Bus architectures with sub 1-volt swing and low standby current can be used 44] On-chip cache may be added to minimize external memory references Locality of reference may be exploited to avoid accessing global resources such as memories, busses or ALU's Control signals that are \don't cares" can be held constant t o a void initiating nonproductive s w i t c hing. At t h e device level, threshold voltage of MOS transistors can be reduced to match the reduced supply voltage 33, 58] Very low threshold voltages may be made possible by electrically controlling the threshold values (against process and temperature variations) by substrate modulation 9] .
Logic synthesis ts between the register transfer level speci cation and the netlist of gates speci cation. It provides the automatic synthesis of netlists minimizing some objective function subject to various constraints. Example inputs to a logic synthesis system include two-level logic representation, multi-level Boolean networks, nite state machines and technology mapped circuits. Depending on the input speci cation (combinational versus sequential, synchronous versus asynchronous), the target implementation (two-level versus multi-level, unmapped versus mapped, ASICs versus FPGAs), the objective function (area, delay, p o wer, testability) and the delay models used (zero-delay, unit-delay, unit-fanout delay, or library delay models), di erent t e c hniques are applied to transform and optimize the original RTL description.
Once the system level, architectural and technological choices are made, it is the switching activity of the logic (weighted by the capacitive loading) that determines the power consumption of a circuit. In this paper, we will describe a number of techniques for power estimation and minimization at the logic level. Our emphasis during power estimation will be on pattern-independent s i m ulation techniques while our strategy for synthesizing circuits for low p o wer consumption will be to restructure/optimize the circuit to obtain low switching activity factors at nodes which drive large capacitive loads.
The remainder of the paper is organized as follows. In Section 2, we r e v i e w v arious power estimation techniques including those that assume a zero (non-glitch) delay model and those that assume a real delay model which accounts for glitches and hazards. Issues related to spatial and temporal correlations among circuit inputs will be addressed as well. In Section 3, we describe some techniques for combinational and sequential logic optimization targeting low p o wer consumption including multi-level n e t work optimization, common subexpression extraction, technology decomposition, technology mapping and signal-to-pin assignment. Concluding remarks are given in Section 4.
Power Estimation Techniques

Sources of Power Dissipation
Power dissipation in CMOS circuits is caused by three sources: the (subthreshold) leakage current w h i c h arise from the inversion charge that exists at the gate voltages below t h e conventional threshold voltage 39], the short-circuit current 67] which is due to the DC path between the supply rails during output transitions, and the charging and discharging of capacitive loads during logic changes.
The subthreshold current for long channel devices increases linearly with the ratio of the channel width over channel length and decreases nearly exponentially with decreasing V GT = V GS ;V T where V GS is the gate bias and V T is the threshold voltage. Several hundred millivolts of \o bias" (say, 300-400 mV ) t ypically reduces the subthreshold current t o negligible values. With reduced power supply and device threshold voltages, the subthreshold currents will however become more pronounced. In addition, at short channel lengths, the subthreshold current also becomes exponentially dependent on drain voltage instead of being independent o f V DS (see 19] for a recent analysis). 67] shows that the short-circuit power consumption for an inverter gate is proportional to gain of the inverter, the cubic power of supply voltage minus device threshold, the input rise/fall time, and the operating frequency. The maximum short circuit current o ws when there is no load this current decreases with the load. If gate sizes are selected so that the input and output rise/fall times are about equal, the short-circuit power consumption will be less than 15% of the dynamic power consumption. If, however, design for high performance is taken to the extreme where large gates are used to drive relatively small loads, then there will be a sti penalty in terms of short-circuit power consumption.
It is generally agreed that the short-circuit and subthreshold currents in CMOS circuits can be made small with proper circuit and device design techniques. The dominant source of power dissipation is thus the charging and discharging of the node capacitances (also referred to as the dynamic power dissipation) and is given by:
where T cycle is the clock cycle time, V dd is the supply voltage,
C wire is the wiring capacitance of the net driven by g, C SD x is the source-drain di usion capacitance at node x, C G j is the gate capacitance of j, E g (sw) i s t h e e x p e c t e d n umber of transitions at the output of g per clock cycle, V T is the threshold voltage of the device (V T = V Tn = ;V Tp ), and E i (c=d) is the expected number of charge and discharge events at i per clock cycle. Note that an internal node in the n-subnetwork of a CMOS gate never reaches a voltage above V dd ; V T through the normal pull-up mechanism. Similarly, n o n o d e in the p-subnetwork reaches a voltage below V T through the normal pull-down mechanism.
Calculation of E(sw) is di cult as it depends on (1) the input patterns and the sequence in which they are applied, (2) the delay model used and (3) the circuit structure.
To appreciate the e ect of various correlations on E(sw) consider a two-input and gate g with independent inputs i and j whose signal probabilities are 1=2, then E g (sw) = 3 =8. Now suppose it is known that only patterns 00 and 11 can be applied to the gate inputs and that both patterns are equally likely, then E g (sw) = 1 =2. Alternatively, assume that it is known that every 0 applied to input i is immediately followed by a 1 while every 1 applied to input j is immediately followed by a 0, then E g (sw) = 4 =9. The rst case is an example of spatial correlations between gate inputs while the second case illustrates temporal correlations on spatially independent gate inputs.
Based on the delay model used, the power estimation techniques could account for steadystate transitions (which consume power, but are necessary to perform a computational task) and/or hazards and glitches (which dissipate power without doing any useful computation). It has been shown in 2] that although the mean value of the ratio of hazardous component t o the total power dissipation varies signi cantly with the considered circuits (from 9% to 38%), the hazard/glitch p o wer dissipation cannot be neglected in static CMOS circuits. Indeed, an average of 15-20% of the total power is dissipated in glitching. The glitch p o wer problem is likely to become even more important in future scaled technology.
In real networks, statistical perturbations of circuit parameters may c hange the propagation delays and produce changes in the number of transitions because of the appearance or disappearance of hazards. It is therefore useful to determine the change in the signal transition count as a function of this statistical perturbations. Variation of gate delay pa-rameters may c hange the number of hazards occurring during a transition as well as their duration. For this reason, it is expected that the hazardous component o f p o wer dissipation is more sensitive to IC parameter uctuations than the power strictly required to perform the transition between the initial and nal state of each n o d e 2 ] .
The major di culty in computing the signal probabilities is the reconvergent n o d e s . Indeed, if a network consists of simple gates and has no reconvergent fanout stems (or nodes), then the exact signal probabilities can be computed during a single post-order traversal of the network. For networks with reconvergent fanout, the problem is much more di cult.
In a typical 0.8 m t e c hnology, the source/drain capacitance is about 20% of the gate capacitance 23]. The charging and discharging in the source/drain capacitance of transistors in a gate thus makes a considerable contribution to the power consumption of the gate. This is especially important a s t h e i n ternal capacitances may b e c harged and discharged without any c hange in the gate output. Internal power consumption is more manifest for complex gates which h a ve more internal nodes with higher parasitic capacitances.
Calculation of E i (c=d) i s e v en more di cult as an internal node may be oating (neither connected to V dd nor Gnd). In 63] , it is shown that, under a zero delay model, this problem reduces to that of calculating the high and low signal probabilities at i through the following equation : E i (c=d) = prob high (i)prob low (i) prob high (i) + prob low (i) where prob high (i) and prob low (i) denote probabilities of i being charged to V dd and discharged to Gnd and are calculated from the transistor graph of gate g. In this graph, each n o d e represents an internal node of the gate, V dd and Gnd and each edge represents a transistor of the gate. By doing a depth rst traversal on the transistor graph, one can nd all paths connecting n to the V dd and Gnd, prob high (n) a n d prob low (n) can be easily computed. For a set of benchmark circuits, experimental results indicate that power consumption at the internal nodes is about 16% of the power consumption at the external nodes.
Switch-Level Simulation
Circuit simulation based techniques 41, 25, 66, 46] simulate the circuit with a representative set of input vectors. They are accurate and capable of handling various device models, di erent circuit design styles, dynamic / precharged logic tristate drives, latches, ip-ops, etc. Although circuit level simulators are accurate, exible and easy-to-use, they su er from memory and execution time constraints and are not suitable for large, cell-based designs. In general, it is di cult to generate a compact stimulus vector set to calculate accurate activity factors at the circuit nodes.
A Monte Carlo approach f o r p o wer estimation which alleviates this problem has been proposed in 8]. The convergence time for this approach is quite good when estimating the total power consumption of the circuit. However, when signal probability (or power consumption) values on individual lines of the circuit are required, the convergence rate is not so good.
Switch-level simulation techniques 6, 47, 51] are in general orders of magnitude faster than circuit-level simulation techniques, but are not as accurate or versatile. 14] describes PowerMill, a transistor-level power simulator and analyzer which estimates the dynamic power dissipation (including that due to hazards and glitches), detects dc leakage path and estimates short-circuit transient currents.
Estimation for Combinational Circuits
Estimation under a Zero Delay M o d e l
Most of the power in CMOS circuits is consumed during charging and discharging of the load capacitance. To estimate the power consumption, one has to calculate the (switching) activity factors of the internal nodes of the circuit. Methods of estimating the activity factor E n (sw) at a circuit node n involve estimation of signal probability prob(n), which i s t h e probability that the signal value at the node is one. Under the assumption that the values applied to each circuit input are temporally independent, we can write:
Computing signal probabilities has attracted much attention. 48] presents some of the earliest work in computing the signal probabilities in a combinational network. The authors associate variable names with each of the circuit inputs representing the signal probabilities of these inputs. Then, for each i n ternal circuit line, they compute algebraic expressions involving these variables. These expressions represent the signal probabilities for these lines. While the algorithm is simple and general, its worse case time complexity is exponential.
Two distinct (directed) paths are reconvergent if they start at a common node (say A) and terminate at another common node (say B). These paths are said to fanout at A and reconverge at B. A and B are refered to as the reconvergent fanout stem and the reconvergent node, respectively. The major di culty in computing the signal probabilities is the reconvergent nodes. Indeed, if a network consists of simple gates and has no reconvergent fanout stems (or nodes), then the exact signal probabilities can be computed during a single post-order traversal of the network using the following This simple algorithm is known as the tree algorithm as it produces the exact signal probabilities for a tree network. For networks with reconvergent fanout, the tree algorithm however yields approximate values for the signal probabilities.
In 56], a graph-based algorithm is used to compute the exact signal probabilities using Shannon's expansion. This algorithm relies on the notion of the supergate of a node n which is de ned as the smallest sub-circuit of the (transitive fanin) cone of n whose inputs are independent, that is, the cones of the inputs are mutually disjoint. Maximal supergates are the supergates which are not properly contained in any other supergate. Maximal supergates form a unique cover of circuit. Although this cover is disjoint for a single-output circuit, it is not necessarily disjoint f o r a m ultiple-output circuit 55]. The procedure, called the supergate algorithm, essentially requires three steps: 1) Identi cation of reconvergent n o d e s , 2 ) Determination of the maximal supergates, and 3) Calculation of signal probabilities at the supergate outputs based on the Shannon's expansion with respect to all multiple-fanout inputs of the supergate. In the worst case, a supergate may include all the circuit inputs as multiple-fanout inputs. In such cases, the super-gate algorithm becomes equivalent t o a n exhaustive true-value simulation of the supergate.
28] provides an extension to the tree algorithm, called the weighted a v e r aging algorithm. The new algorithm computes the signal probability at the output of a gate approximately using Shannon's expansion with respect to each m ultiple-fanout primary input in the support of the gate. The signal probability of the gate is then calculated as a weighted sum of these approximate signal probabilities. This approach attempts to take i n to account the rst order e ects of reconvergent fanout stems in the variable support of the node. It is linear in the product of the number of circuit inputs and the size of the circuit. 52] gives an algorithm, known as the cutting algorithm, w h i c h computes lower and upper bounds on the signal probability of reconvergent nodes by cutting the multiple-fanout reconvergent input lines and assigning an appropriate probability range to the cut lines and then propagating the bounds to all the other lines of the circuits by using propagation formulas for trees. The e ectiveness of the cutting algorithm, however, depends on the non deterministic choice of the cuts. Well-chosen cuts lead to better estimates of the signal probabilities while poorly chosen cuts results in poor estimates. The algorithm runs in polynomial time in terms of the size of the circuits.
42] gives an exact procedure based on Ordered Binary-Decision Diagrams (OBDDs) 5] which is linear in the size of the corresponding function graph (the size of the graph, of course, may be exponential in the number of circuit inputs). The signal probability at the output of a node is calculated by rst building an OBDD corresponding to the global function of the node and then performing a postorder traversal of the OBDD using equation:
18] presents a procedure for propagating signal probabilities from the circuit inputs toward the circuit outputs using only pairwise correlations between circuit lines and ignoring higher order correlation terms as follows. The correlation coe cient o f i and j is de ned as:
prob(i)prob(j) : Ignoring higher order correlation coe cients, it is assumed that C(i j k) = C(i j)C(i k)C(j k). Let g be a gate with inputs i and j and the correlation coe cients of i and j, i and m, a n d j and m be given as C(i j), C(i m) a n d C(j m). The signal probability o f g and the correlation coe cient o f g and m are thus approximated by: 
.
The signal probability of a product term is estimated by breaking down the implicant into a tree of 2-input and gates and then using the above f o r m ula to calculate the correlation coe cients of the internal nodes and hence the signal probability at the output. Similarly, the signal probability of a sum term is estimated by breaking down the implicate into a tree of 2-input or gates. 54, 34] model the temporal correlation between values of some signal x in two successive clock cycles by a time-homogeneous Markov c hain which has two states 0 and 1 and four edges where each edge ij (i j = 0 1) is annotated with the conditional probability prob x ij that x will go to state j at time t + 1 if it is in state i at time t. The transition probability prob(x i!j ) is equal to prob(x = i)prob x ij . O b viously, prob x 00 + prob x 01 = prob x 10 + prob x 11 = 1 while prob(x) = prob(x 0!1 ) + prob(x 1!1 ) and prob( x) = prob(x 0!0 ) + prob(x 1!0 ). The activity factor of line x can be expressed in terms of these transition probabilities as follows:
The various transition probabilities can be computed exactly using the OBDD representation of the logic function of x in terms of the circuit inputs.
34] goes on to describe a mechanism for propagating the transition probabilities through the circuit which is more e cient as there is no need to build the global function of each node in terms of the circuit inputs, but is less accurate. The loss is often small while the computational saving is signi cant. It then extends the model to account for spatiotemporal correlations (i.e., spatial correlations between temporally-dependent e v ents). The mathematical foundation of this extension is a four state time-homogeneous Markov c hain where each state represents some assignment of binary values to two l i n e s x and y and each edge describes the conditional probability for going from one state to next.
These methods only account for steady-state behavior of the circuit and thus ignore hazards and glitches. The next section reviews some techniques that examine the dynamic behavior of the circuit and can thus calculate the power dissipation due to hazards and glitches.
Estimation under a Real Delay M o d e l
In 20], the exact power estimation of a given combinational logic circuit is carried out by creating a set of symbolic functions such that summing the signal probabilities of the functions corresponds to the average switching activity at a circuit line x in the original combinational circuit. The inputs to the created symbolic functions are the circuit input lines at time instances 0 ; and 1. Each function is the exclusive or of the characteristic functions describing the logic values of x at two consecutive instances. The major disadvantage of this estimation method is its exponential complexity. H o wever, for the circuits that this method is applicable to, the estimates provided by the method can serve as a basis for comparison among di erent a p p r o ximation schemes.
In 20], the underlying delay model was the Fixed Binary Pure Delay Model. The disadvantage of this particular delay model is that it ignores static (process-dependent) and dynamic (slope factor, switching noise, temperature) variations in delay v alues. An approach using the Extended Bounded Delay (XBD) Model that can take those factors into consideration seems more appropriate. In the XBD model, the gate delays are represented by a range of values. The output of the gate during a period equal to its delay is assumed to be unknown or X.
In 16], a symbolic simulation technique for timing analysis under the XBD model is presented. The main idea is to construct a symbolic formula (in terms of binary values of the input vectors) which is a tautology exactly if the circuit outputs stabilize after some speci ed time instance. Power analysis is however more complex as one must compute the number of transitions at each node rather than simply the time at which the circuit outputs stabilize to binary values. In 17], it is shown that (under a reasonable assumption regarding the power dissipation of glitches and by i n terpreting X as the slope factor), this problem can be transformed to the problem of signal probability calculation on a set of Boolean (characteristic) functions de ned at speci c time instances. Moreover, the logical waveforms produced under the XBD model satisfy the block-monotone property, i.e., the time axis for each w aveform can be divided into a small number of blocks such that signal probabilities in any block are monotone increasing (or alternatively, monotone decreasing). This property i s exploited to eliminate unnecessary calculation of signal probabilities, and thus signi cantly speed-up the symbolic simulation.
7] introduces the concept of a probability waveform which consists of a sequence of transition edges or events over time from the initial steady state (time 0 ; ) to the nal steady state (time 1) where each e v ent is annotated with an occurrence probability. T h e probability w aveform of a node is a compact representation of the set of all possible logical waveforms at that node. Given these waveforms, it is straight-forward to calculate the switching activity o f x which includes the contribution of hazards and glitches, i.e.:
prob(x t 0!1 ) + prob(x t 1!0 ) :
Given such w aveforms at the circuit inputs and with some convenient partitioning of the circuit, the authors examine every sub-circuit and derive the corresponding waveforms at the internal circuit nodes. 43] describes an e cient t e c hnique to propagate transition waveforms at the circuit primary inputs up in the circuit and thus estimate the total power consumption (ignoring signal correlations due to reconvergent fanout).
Note that a probability w aveform accounts for the temporal dependence in a limited way: It keeps track of the dependence between two s i g n a l v alues separated by a single transition edge, it however does not keep track of the dependence between signal values separated by more than one transition edge. Other methods to account for these correlations more exactly are required. 59] improves the probabilistic simulation approach b y calculating the statistics of the waveforms and delays more accurately and by considering the signal correlations using the method of 18]. 62] describes an e cient tagged probabilistic simulation approach that correctly accounts for reconvergent fanout and glitches. The key idea is to break the set of possible logical waveforms at a node n into four groups, each group being characterized by its steady state values (i.e., values at time instance 0 ; and 1). Next, each group is combined into a probability w aveform with the appropriate steady-state tag. Given the tagged probability w aveforms at the input of a simple gate, it is then possible to compute the tagged probability w aveforms at the output of the gate. The correlation between probability waveforms at the inputs is approximated by the correlation between the steady state values of these lines. This approach requires signi cantly less memory and runs much faster than symbolic simulation, yet achieves very high accuracy, e.g., the average error in aggregate power consumption is about 2%.
Estimation for Sequential Circuits
Recently developed methods for power estimation have primarily focused on combinational logic. The estimates produced by purely combinational methods can greatly di er from those produced by the exact state probability method. Accurate average switching activity e s t imation for sequential circuits is considerably more di cult than for combinational circuits, because the probability of the circuit being in each of its possible states has to be calculated.
A rst attempt at estimating switching activity in logic-level sequential circuits has been presented in 20]. This method can accurately model the correlation between the applied vector pairs, but assumes that the state probabilities are uniform. 65, 37] present results obtained by using the Chapman-Kolmogorov equations for discrete-time Markov Chains to compute the exact state probabilities of the machine. We describe the method below.
For each state S i 1 i K in the STG, we associate a variable prob(S i ) corresponding to the steady-state probability of the machine being in state S i at t = 1. F or each edge e ij in the STG, we h a ve I ij signifying the input combination corresponding to the edge. Given static probabilities for the primary inputs to the machine, we can compute prob(S j jS i ), the conditional probability of going from S i to S j . F or each state S j , w e can write an equation:
prob(S j ) = X S i 2in state(S j ) prob(S i )prob(S j jS i ) where in state(S i ) is the set of fanin states of S i in the STG. Given K states, we obtain K equations out of which a n y one equation can be derived from the remaining K ;1 equations.
We h a ve a nal equation: X j prob(S j ) = 1 :
This linear set of K equations is solved to obtain the di erent prob(S j )'s. The Chapman-Kolmogorov method requires the solution of a linear system of equations of size 2 N , where N is the number of ip-ops in the machine. Thus, this method is limited to circuits with 15 ip-ops, since it requires the explicit consideration of each state in the circuit. 65, 37] go on to describe a framework for approximate switching activity estimation of sequential circuits. The basic computation step is the solution of a non-linear system of equations. In the following, we derive the system of non-linear equations which i s s o l v ed when calculating the state bit probabilities. We can write: N 1 = F 1 (P I P 1 P 2 : : : )
. . . N n = F n (P I P 1 which is a system of non-linear equations. The xed point (or zero) of this system of equations can be found using the Picard-Peano (or Newton-Raphson) iteration 29]. Increasing the numberof variables or the number of equations in the above system results in increased accuracy 38]. For a wide variety of examples, it is shown that the approximation scheme is within 1-3% of the exact method, but is orders of magnitude faster for large circuits. Previous sequential switching activity estimation methods can have signi cantly greater inaccuracies.
Logic Optimization Techniques
State Assignment
It is well-known that the state assignment of a nite state machine (FSM) has a signi cant impact on the area, delay a n d p o wer consumption of its nal logic implementation. In the past, many researchers have addressed the encoding problem for minimum area of two-level 36 This problem is equivalent t o e m bedding a weighted graph on a hypercube of minimum (or given) dimensionality which is an NP-hard problem. It is therefore solved using simulated annealing 27]. The shortcomings of the above approach are: (1) It minimizes the switching on the present state bits without any consideration for the loading on the state bits (2) It does not account for the power consumption in the resulting two-or multi-level logic realization of the next state logic of the FSM. In an attempt to account for power consumption in the combinational part of the FSM, 45] minimizes a linear combination of the number of state bits that change every cycle and the number of literals in a multi-level logic implementation of the FSM using a genetic local search algorithm. In the following, we describe a state assignment technique that not only accounts for the power consumption at the state bit lines, but also the power consumption in the combinational logic that implements the next state logic function.
The conventional approach to state-assignment f o r t wo-level logic is to assign one-hot codes to the states and then generate a minimum symbolic (multi-valued) cover of the machine by output-disjoint minimization. This symboliccover de nes a set of face e m b edding constraints which require that certain states be given codes that lie on the same face of a hypercube of minimum (or given) dimensionality. If these constraints are satis ed, then the number of cubes in the minimum binary cover of the machine will be upper bounded by that in the symbolic cover. The input encoding problem is to nd a minimum encoding length such that all face constraints are satis ed while the bit-constrained encoding problem is to nd an encoding that satis es as many constraints as possible given the encoding length. In 36], the input encoding problem is solved heuristically using a row encoding technique.
In 69], the authors transform the input encoding problem into a unate covering problem (covering seed dichotomies by a minimum-cost set of prime dichotomies) and solve it using a heuristic technique. The dichotomy-based approach can be extended to solve the state assignment problem for low p o wer. The main di erence here is that the bit constrained encoding problem becomes a constrained rectangle covering problem which is NP-hard. 61] presents a heuristic solution to this rectangle covering problem.
The conventional approach to state assignment f o r m ulti-level logic is to use the state transition graph 15, 31] (or an optimized Boolean network obtained after one-hot encoding of the states 32]) to assign a weight to each pair of state symbols. This weight measures the desirability (or literal saving) of giving the two states codes that are as close as possible (or adjacent). The embedding algorithm identi es clusters of states that are joined by maximal weight edges and assigns to them minimally distant codes in a greedy fashion or by using simulated annealing. In the latter case, the literal cost of a given encoding is decreased by iteratively swapping codes of pairs of states. The work of 31] can be extended to target low p o wer. In this case, the edge weights must re ect the power-saving achieved by coding the states joined by that edge a Hamming distance of one. A serious di culty arises from the fact that the edge weights cannot be calculated independently as the power reduction due to grouping a pair of states varies as a function of encoding of the remaining states. One must therefore develop a procedure for dynamic calculation of the edge weights. A straight-forward approach is to start with an encoding that maximizes the literal saving and iteratively modify it to reduce the power consumption. 61] describes one such technique using simulated annealing.
Multi-Level Network Optimization
Network don't cares can be used for minimization of nodes in a boolean network 1]. Once the compatible don't cares 40] are computed for nodes in a network, each node can be optimized for area without any concern that changes in the function of this node might a ect the function of primary outputs of the network. In 53] a procedure is introduced where observability don't cares and image projection techniques are used to compute the compatible local don't cares for each n o d e i n t h e n e t work. (In this section, the term \local function" of a node refers to the function of node in terms of its immediate fanin in the network while the term \global function" refers to the function of node in terms of the circuit inputs.) The compatible local don't care for node n i is then used to minimize the number of literals in the logic expression for n i .
57] presents a multi-level network optimization technique for low p o wer. The di erence between their procedure and the procedure in 53] is in the cost function used during the twolevel logic minimization. Their cost function minimizes a linear combination of the number of product terms and the weighted switching activity. A major shortcoming of this approach is that it does not consider how c hanges in the global function of an internal node a ects the signal probability ( a n d t h us, the switching activity) of nodes in its transitive fanout. In general, changing the global function of an internal node may c hange the signal probability of all nodes in its transitive fanout such that the increase in power consumption due to these fanout nodes may exceed any local power reduction.
It is therefore necessary to consider not only the local reduction in power consumption, but also the overall impact of the global function change on the switching activity of other nodes in the circuit. In this regard, two t ypes of local don't care conditions can be identi ed: (1) Function Preserving Don't Care (FPDC) which consists of all points in the local space of the node which n e v er occur and is simply the complement of the range of the primary input space into the space of the local fanins of the node and (2) Function Modifying Don't Care (FMDC) which consists of all points in the local space which do not produce observable outputs. FPDC does not a ect the global function of the node while FMDC does. Consequently, when simplifying a node, one can freely use don't care conditions (DC-terms) from its FPDC, but should be cautious when using DC-terms from its FMDC as this may adversely increase the switching activity in the transitive fanout cone of the node. 22] presents a greedy, y et e ective, network optimization procedure as outlined below. The procedure proceeds in a reverse topological fashion from the circuit outputs to the circuit inputs simplifying fanouts of a node before reaching that node. Once a node n is simpli ed, the procedure propagates those don't care conditions which could only increase (or decrease) the signal probability of that node if its current signal probability is greater than (less than or equal to) 0.5. This will ensure that once a node in the transitive fanin of n is simpli ed, the switching activity o f n can only go down. Due to this don't care propagation strategy, all DC-terms in the node's FMDC can be used freely as they will not adversely impact the switching activity in the transitive fanout of the node.
Common Subexpression Extraction
Extraction based on algebraic division (using either kernels 4, 3] or two-literal cubes and double-cube divisors 49]) has proven to be very successful in creating an area-optimized multi-level Boolean network. 50] modi es the kernel extraction procedure to generate multilevel circuits with low p o wer consumption as follows. Let d = d(i 1 i 2 i K ) K 1, be a common subexpression of functions f 1 f 2 f P P 2. Let j 1 j 2 j M M 0 b e t h e nodes internal to d.
When d is factored out of f i , the signal probabilities and switching activity at all nodes of the network remain unchanged. However, the loads at the output of the driver gates i 1 i K change. Each gate now d r i v es P ; 1 fewer gates. At the same time, since there is only one copy o f d instead of P copies, there are P ; 1 f e w er copies of internal nodes j 1 j 2 j M . The power saving in extracting d is thus given by:
where n i k is the number of gates belonging to d and driven by signal i k and n jm is the number of gates internal to d and driven by signal j m . This gain is correct assuming the load capacitance due to each fanout is equal to some constant v alue C 0 and that f i 's are partially factorized (with respect to d) e v en before d is extracted. The authors iteratively select and substitute a candidate divisor which minimizes a linear combination of literal-saving and power-saving factors.
In the following, we describe an alternate power-saving factor for double-cube divisors of 49] which assumes that nodes in the multi-level n e t work are in two-level logic form. This is consistent with the assumption made for calculating the literal-saving cost of a candidate divisor. 
This can be easily extended to extracting double-cube divisors among multiple output Boolean functions as in 49] .
As the active area (e.g., the number of literals) in a circuit strongly in uences the power consumption, one must minimize a lexicographic cost ( a p ) where a is the literal saving factor and p is the power saving factor. At the same time, the above p o wer saving factor is expensive to compute, therefore, it is desirable to calculate it only for a subset of candidate divisors (say, the top 10% of divisors in terms of their literal saving factors).
The above procedure ignores signal correlations due to reconvergent fanout. Techniques such as that in 28] or 18] can be used to calculate the activity factors more accurately. It will be also useful to extend the above approach t o w ork under a real delay model. In particular, one can use the probability w aveforms to calculate the power-saving cost of a candidate divisor.
Technology Decomposition
It is di cult to come up with a decomposed network which will lead to a minimum power implementation after technology mapping since gate loading and mapping information are unknown at this stage. Nevertheless, it has been observed that a decomposition scheme which minimizes the sum of the switching activities at the internal nodes of the network, is a good starting point f o r p o wer-e cient t e c hnology mapping 64]. In the following, we describe algorithms for solving this problem for a fanout-free logic function (i.e. a function that has a tree realization.
We denote the leaves of a binary tree by v 1 v 2 : : : v n , the \path length" from the root to v i by l i , and the weight of leaf v i by w i . Assuming that the root is at level zero (the highest level), leaf v i is at level l i . Given a set of weights w i , there is a simple O(nlogn)-time algorithm due to Hu man for constructing a binary tree such that the cost function P n i=1 w i l i is minimum. This algorithm combines the two nodes with least weight iteratively until one node remains.
In a more general setting, a weight combination function F(x y) is used to produce the weight W i of internal node i during tree construction. For each tree T, a tree c ost function G(W 1 W 2 : : : W n;1 ) gives the cost. Parker 24] characterized a wide class of weight combination functions, for which Hu man's algorithm produces optimal trees under corresponding tree cost functions. If F(x y) does not satisfy these conditions, then Hu man's algorithm may not produce the optimal solution. The following O(n 2 logn) greedy algorithm however produces very good results for problems under general weight c o m bination functions: For every pair w i and w j of the n non-negative w eights w 1 w 2 : : : w n , compute F ij (w i w j ) and store in list L . Find the smallest F ij , s a y F 12 . Replace the two nodes by a single node having the weight W 1 = F 12 and two sons with weight w 1 and w 2 . Eliminate all F 1k (w 1 w k ) and F 2k (w 2 w k ) from L. Compute F 1j (W 1 w j ) and insert it into L. Do this recursively for the n ; 1 w eights W 1 w 3 : : : w n . The nal single node with weight W n;1 is then the root of the binary tree.
For n-type dynamic circuits, gate outputs are precharged to 1 and switching occurs when the output changes to 0 during the evaluation phase. For a 2-input and gate composed of a 2-input nand gate and a static inverter, the inverter output is 0 during the precharge period and the switching probability i s g i v en by:
where W o and w ix values are probabilities of the output and inputs assuming value 1.
For p-type dynamic circuits, gate outputs are predischarged to 0 and transition occurs when output evaluates to 1. The corresponding formula for the switching probability for a 2-input and gate composed of a 2-input nand gate and a static inverter is then given by: 
It can be shown that W o and W o given above satisfy optimality conditions for Hu man's algorithm. Therefore, the tree decomposition for dynamic cmos circuits (with uncorrelated input signals) can be solved optimally by using Hu man's algorithm.
For static cmos circuits, we need to minimize sum of the probabilities for output switchings from 0 to 1 and 1 to 0. Thus, the weight c o m bination function W o for a 2-input AND gate is equal to:
This function is not quasi-linear and therefore the tree decomposition problem for static CMOS circuits cannot be solved by using the Hu man's algorithm. Therefore, we resort to the greedy algorithm described earlier.
The weight combination functions for both dynamic and static CMOS circuits with correlated inputs are non-quasi-linear, and therefore, the same greedy algorithm must be used.
This work can be extended to the case where a probability w aveform is given at each input of the node and the total switching activity m ust be optimized under a real delay model. The new problem does not lend itself to an optimal polynomial time algorithm (even for dynamic logic) as the tree cost is not monotone in the cost of its subtrees, that is, the minimum switching activity at the root of the tree is not necessarily obtained by minimizing the switching activity a t t h e i n ternal nodes. The greedy algorithm described above c a n however be extended to combine every pair of inputs and pick the pair which produces a probability w aveform with minimum switching activity and repeat the above step until one node remains.
Technology Mapping
A successful and e cient solution to the minimum area mapping problem was suggested in 26] and implemented in programs such a s D AGON and MIS. The idea is to reduce technology mapping to DAG c o vering and to approximate DAG c o vering by a sequence of tree coverings which can be performed optimally using dynamic programming. 64] describes a technology mapping procedure for low p o wer which is summarized next.
With each n o d e i n t h e n e t work, we store a power-delay c u r v e. A point on the power-delay curve represents the arrival time at the output of the node and the total power dissipation in its mapped transitive fanin cone up to (and including) the node. Points on the curve represent various mapping solutions with di erent tradeo s between power dissipation and speed. We can drop point P 1 on the curve if there exists another point P 2 on the curve with lower power dissipation but equal or lower delay. This is possible because the solution associated with P 2 is superior to the solution associated with P 1 in terms of power dissipation, delay o r both. By dropping inferior points, the power-delay c u r v e can always be made monotonically non-increasing without loss of optimality.
The technology mapping procedure consists of two graph traversal steps. Initially a postorder traversal of the NAND-decomposed network is performed, where for each n o d e n and for each gate g matching at n (a candidate match), a new power-delay curve is produced by appropriately merging the power-delay c u r v es at the inputs(n g). The power-delay c u r v es for successive gates g matching at n are then merged by applying a lower-bound merge operation on the corresponding power-delay c u r v es. The power-delay c u r v e computation and merging are performed recursively until a circuit output is reached. The set of (t p) pairs corresponding to the composite power-delay c u r v e at the circuit output will de ne a set of arrival time-power dissipation tradeo s for the user to choose from.
Given the required time t at the circuit output, a suitable (t p) point o n t h e p o wer-delay curve for the circuit output is chosen. The gate g matching at the circuit output which corresponds to this point and its inputs are thus identi ed. The required times t i at the inputs are computed from t, g, and the fact that these inputs must now drive gate g. T h e preorder traversal resumes at inputs of g where t i is the constraining factor and a matching gate g i with minimum p i satisfying t i is sought.
The algorithm is optimal for trees and has polynomial run time on a node-balanced tree. It is easily extended to mapping a network modeled by a directed acyclic graph. Compared to a technology mapper that minimizes the circuit delay, this procedure leads to an average of 18% reduction in power consumption at the expense of 16% increase in area without any degradation in performance.
Under a real delay model, the dynamic programming based tree mapping algorithm does not guarantee to nd an optimum solution even for a tree. The dynamic programming approach w as adopted based on the assumption that the current best solution is derived from the best solutions stored at the fanin nodes of the matching gate. This is true for power estimation under a zero delay model, but not for that under a real delay model. The extension to a real delay model is considered in 62]. Every point on the power-delay curve of a given node uniquely de nes a mapped subnetwork from the circuit inputs up to the node. Again, the idea is to annotate each s u c h p o i n t with the probability w aveform for the node in the corresponding mapped subnetwork. Using this information, the total power cost (due to steady-state transitions and hazards) of a candidate match can be calculated from the annotated power-delay curves at the inputs of the gate and the power-delay c haracteristics of the gate itself. The spatial correlations among the input waveforms can be captured using the tagging mechanism described previously.
Signal-to-Pin Assignment
It is necessary to construct a standard cell library where several variable-sized versions of a gate are available. These gates are sized with area minimization and input ordering in mind such that they give good delay response without high power dissipation.
In general, library gates have pins that are functionally equivalent which means that inputs can be permuted on those pins without changing function of the gate output. These equivalent pins may h a ve di erent input pin loads and pin dependent d e l a ys. It is well known that the signal to pin assignment in a CMOS logic gate has a sizable impact on the propagation delay through the gate 35, 10] . In particular, under the assumption that the input ramp time is small, the latest arriving signal should be assigned to the transistor near the output terminal of the gate. It is desirable to develop an assignment algorithm which minimizes dynamic power consumption on non-critical paths by signal reordering.
If we ignore the power dissipation due to charging and discharging of internal capacitances, it becomes obvious that high switching activity inputs should be matched with pins that have l o w input capacitance. However, the internal power dissipation also varies as a function of the switching activities and the pin assignment of the input signals. To nd the minimum power pin assignment for gate g matching at node n, w e m ust therefore solve t h e following optimization problem: where P P (n g) is the set of all valid pin permutations for gate g matching at node n, pins(g) is the set of pins of g, (i) is the input that is mapped to pin i under pin permutation , a n d E j (charge=discharge) is the expected number of charge/discharge events for an internal node j under pin permutation .
As the number of functionally equivalent p i n s i n a t ypical semi-custom library is not greater that six, it is feasible to exhaustively enumerate all pin permutations to nd the minimum power pin assignment. Alternatively, w e can use heuristics, for example, a reasonable heuristic assigns the signal with largest probability of assuming a controlling value (zero for NMOS and one for PMOS) to the transistor near the output terminal of the gate. Alternatively, one could assign the signal with the earliest transition to a controlling value to the transistor near the output terminal. The rationale is that this transistor will switch o as often as (or as early as) possible, thus blocking the internal nodes from non-productive charge and discharge events.
Another heuristic 30] assigns the signal with highest switching activity to the input pin with the least capacitance. This is not very e ective as in the semi-custom libraries, the di erence in pin capacitances for logically equivalent pins is small.
The pin permutation for low p o wer should take place on non-critical gates as it is in general di erent from the pin permutation for minimum delay.
Concluding Remarks
It has now become necessary to build new products with at least the same performance, but with demanding low p o wer requirements. This has created a sudden change in design priorities leading to calls for low p o wer design techniques, tools and methodologies. In this paper, we presented a set of techniques for power estimation and minimization at the logic level. Whenever possible, we also hinted directions for future research.
